





Title of Document: A PLL BASED FREQUENCY SYNTHESIZER IN 0.13 
µm SIGE BICMOS FOR MB-OFDM UWB SYSTEMS 
  
 Hsin-Che Chiang, Master of Science, 2007 
  
Directed By: Professor Martin Peckerar 




     With the growing demand for high-speed and high-quality short-range 
communication,  multi-band orthogonal frequency division multiplexing ultra-wide 
band (MB-OFDM UWB) systems have recently garnered considerable interest in 
industry and in academia. To achieve a low-cost solution, highly integrated 
transceivers with small die area and minimum power consumption are required. The 
key building block of the transceiver is the frequency synthesizer. A frequency 
synthesizer comprised of two PLLs and one multiplexer is presented in this thesis. 
Ring oscillators are adopted for PLL implementation in order to drastically reduce the 
die area of the frequency synthesizer. The poor spectral purity appearing in the 
frequency synthesizers involving mixers is greatly improved in this design. Based on 
the specifications derived from application standards, a design methodology is 
presented to obtain the parameters of building blocks. As well, the simulation results 
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     As the WiMAX standard is developed for  “last mile connectivity” in the wireless 
environment, we will witness a wireless revolution in homes and in offices. In the 
emerging digital home environment [1], in addition to the personal computing 
devices, the number of consumer electronics and mobile devices is increasing. 
Obviously, the interaction among the devices in the digital home is unavoidable. For 
example, DV camcorders transfer files to the storage devices, and game platforms 
communicate with set-top boxes. However, currently, the interfaces of different 
devices are all different, that makes inter-system cable conflicts unavoidable. The 
only solution to this situation is the wireless connection. 
     To provide high throughput for multiple connections simultaneously and 
streaming of high-definition video streams in high speed, the communication with 




we know that higher bandwidth can lead to higher channel capacity more readily than 
higher signal to noise ratio (SNR) can do. Technology with higher bandwidth can get 
the same channel capacity consuming less power than systems with higher SNR. This 
implies that wideband technology offer the advantages of high data rate transmission 
and low power consumption, as compared to narrowband technology. Therefore, 
Ultra-Wideband (UWB) wireless technology is proposed. 
     The existing short-range wireless networking technologies are IEEE 802.11b/g 
(Wi-Fi), Bluetooth and Zigbee technologies. For the future demand of high data rates 
communication, the Bluetooth and Zigbee technology, which emphasizes on low 
power, are not well suitable. According to the cost and power hungry, Wi-Fi 
networking can’t be implemented in all consumer electronics and mobile devices. As 
well, even through Wi-Fi can provide the data rates up to 54 MHz/s, it’s not enough 
to the high speed delivery of high-definition video streams.  
     UWB technology can provide ease-of-use, low power and low cost wireless 
solution to the mentioned problems. With the ability of high data rates delivery, UWB 
will replace universal serial bus (USB) and provide high-speed wireless connectivity 
between PCs and PC peripherals, such as storage devices. For the multimedia 
connectivity of consumer electronics and entertainment equipment, UWB will replace 
IEEE 1394 cables to allow the interoperation among involved devices. As well, with 
the UWB technology, PCs can also communicate with entertainment clusters. 
Therefore, high definition audio and video stream can be delivered from personal PCs 
to the HDTV in the living room and then recorded by DVD recorder wirelessly.  




high quality internet games via STB fluently. Real-time conferencing can be made by 
the connection between 3G cell phone and STB.     
     Presently, there are two different systems for UWB standards. One is direct-
sequence impulse UWB (DS-UWB) system, and the other is multi-band orthogonal 
frequency division multiplexing UWB (MB-OFDM UWB) system. For the DS-UWB 
system, a narrow impulse in time domain is used to provide very wide bandwidth in 
spectrum. Because of ultra-wide bandwidth, various broadband techniques should be 
used to meet the requirements of low noise amplifier (LNA), power amplifier (PA) 
and broadband impedance matching. To save chip area and power consumption, the 
MB-OFDM UWB system is a better option. MB-OFDM UWB topology divides the 
whole operating bandwidth into 14 sub-bands. This relaxes the challenge of 
broadband component design.  
However, fast frequency hopping among the carriers of each sub-band raises 
design challenge with respect to short switching time. According to the multi-band 
OFDM alliance (MBOA) proposal [3], the transition time of frequency hopping over 
the operating sub-bands should be less than 9.5 ns, which prevents traditional phase-
locked loop (PLL) based frequency synthesizer from a viable option. Because the 
operating frequency of Wi-Fi (2.4 GHz and 5 GHz) and Bluetooth (2.4 GHz) 
technology are around the spectrum of UWB technology, all spurious tones around 
2.4 and 5 GHz must be suppressed to be less than some level to avoid the destruction 
of system SNR. As well, the phase noise of the LO carriers should be below -100 




     In this thesis, the MB-OFDM UWB topology is adopted. As mentioned above, the 
critical design challenge of MB-OFDM UWB system is the frequency synthesizer. To 
meet the requirements of ultra-short switching time, small spurious tones and phase 
noise, a low cost and low power structure of modified PLL based frequency 






















1.2 Literature review 
 
     Since the United States Federal Communications Commission (FCC) announced 
UWB regulations at April, 2002, UWB technology has been a research focus world-
wide. Due to the benefits of easy implementation and low power consumption, MB-
OFDM topology is adopted by most companies for their UWB-enabled products. 
Various frequency synthesizer architectures for MB-OFDM UWB system were 
proposed in last few years. 
     Intuitively, it would seem that three PLLs can be used to generate three carriers for 
a Mode-1 OFDM UWB system. This approach was presented in [5]. After the start-
up and settling down, the switching time among carriers can be less than 1ns. Because 
of CMOS implementation and inductor-free ring oscillators, the chip area can be 
reduced. Without the mixer implementation, spurious tones are not introduced by the 
ganging PLLs. This provides a viable architectural path for  frequency synthesizer of 
MB-OFDM UWB system design. However, the large power consumption result from 
3-PLL is an issue. The large chip area needed for 7 carriers makes this architecture 
not well suited to Mode-2 OFDM UWB system. 
     A frequency generator composed of two PLLs, a single sideband (SSB) mixer and 
a band-pass filter was proposed in [6], as shown in Figure 1.1. Using the SSB-mixer, 
three carriers for Mode-1 operation can be generated from a fixed 3960 MHz carrier 
with a deviation frequency of 528 MHz. Through the frequency selector, the 
frequency generator needs only 1ns for frequency hopping. Two integrated LC-




consumption comes from the combination of two PLLs and four double-balanced 
mixers included in the SSB-mixer.  
.  
Figure 1.1 Frequency generator presented in [6] 
     In [7], a direct frequency synthesizer was used to create operating carriers. The 
presented architecture composed of a quadrature voltage control oscillator (VCO), 
two SSB-mixers, many divide-by-2 frequency dividers and two switching buffers, 
shown in Figure 1.2. Even though optimal noise and high frequency performance are 
achieved by using a SiGe BiCMOS process, two SSB-mixers and many frequency 
dividers make serious spurious tones an issue. SSB-mixers and frequency dividers 
also lead to large chip area and power consumption. 
 





Figure 1.3 Direct frequency synthesizer with semi-dynamic dividers [8] 
 
     Similar to the concept of [6], a divide-by-7.5 frequency divider is used in [8] to 
replace one PLL in [6] to generate deviation frequency, 528 MHz. As shown in 
Figure 1.3, the divide-by-7.5 circuit is implemented by the combination of SSB-
mixers and divde-by-2 frequency dividers. Intuitively it would appear that the chip 
area should reduce by including only one LC-oscillator in the frequency synthesizer. 
However, the inductors involved in the SSB-mixers occupy large chip area in the 
integrated circuit. The non-linearity of two SSB-mixers leads to the issue of spurious 
tones as shown  in [7]. 
     To sum up, with the exception of the architecture shown in [5], the mixers 
described here lead to poor spectral purity performance at the output of the frequency 
synthesizers. High-Q RF inductors for LC-oscillators of PLLs make full integration 
difficult and increase the fabrication cost as well. To achieve low cost, low power and 
low spur characteristics for the MB-OFDM UWB frequency synthesizers, the 
architecture composed of two PLLs and one multiplexer is proposed in this thesis, 




1.3 Thesis organization 
     In Chapter 2, the scheme and specifications of MB-OFDM UWB system are 
introduced. The requirements for frequency synthesizer implementation are derived 
from the specification of UWB system. Basic concepts of the RF transceiver’s 
architectures and building blocks of the frequency synthesizer are presented in 
Chapter 3. To comply with the requirements for frequency synthesizer, the design 
methodology is provided to implement the building blocks of frequency synthesizer 
in Chapter 4. To verify the performance of proposed architecture, the simulation 
results of the phase-locked loop and multiplexer combination are given in Chapter 5. 
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     In this chapter, the characteristics and principles of Orthogonal Frequency 
Division Multiplexing (OFDM) are described. According to the Multi-Band OFDM 
proposal for IEEE 802.15 standard, the specifications of the MB-OFDM UWB 
transceiver are introduced. Based on the system specifications, the design 
requirements for the frequency synthesizer, such as settling time, phase noise and 
spurious tones suppression, are derived. Following the derived requirements, the 








2.2 Orthogonal Frequency Division Multiplexing (OFDM) 
     Generally, there are two different kinds of signal transmission schemes. One is 
single carrier transmission, and the other is multi-carrier transmission. Comparing to 
single carrier transmission, the multi-carrier transmission has the advantage of 
robustness to frequency-selective fading from multi-path and narrowband 
interference, as illustrated in Figure 2.2. Orthogonal frequency division multiplexing 
(OFDM) is kind of multi-carrier system. Different from traditional multi-carrier 
system, OFDM uses a large number of closely spaced orthogonal sub-carriers to 
increase the spectral efficiency and reduce Inter Symbol Interference (ISI). 
     The waveform of the sinc function in frequency domain is shown in Figure 2.2. 
From the Figure 2.1, we can see the nulls in the spectrum occur at the offset from 
the peak frequency. By setting
f∆
f∆ as the frequency spacing between sub-carriers, the 
orthogonality can be achieved by OFDM transmission scheme. To generate the 
OFDM signals mentioned above, the baseband signals should be multiplied by a 
rectangular waveform, with symbol period equal to sT . Through Fourier transform, 











Figure 2.2 single carrier transmissions vs. multi-carrier transmissions 
 
Therefore, the sub-carriers of the OFDM signals will be orthogonal to each other. The 
time domain OFDM signals in mathematical formula can be described as [1] 
1
0
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This implies that the OFDM signals can be generated simply through Inverse Fast 







2.3 MB-OFDM UWB System Specifications 
     Due to the advantages of bandwidth utilization efficiency and robustness to 
frequency selective fading, the OFDM is adopted for Ultra Wideband communication 
systems. According to the MB-OFDM proposal [1], the UWB systems can operate in 
the frequency range, from 3.1 GHz to 10.6 GHz, as regulated by the Federal 
Communication Commission (FCC). The 7.5 GHz spectrum is divided into 14 bands, 
while each band has 528 MHz bandwidth, shown in Figure 2.3. The center frequency 
of each band can be calculated by 
2904 528C bf N= + ×  
where Nb is equal to 1 to 14. A 528 MHz wide OFDM signal band is composed of 
128 sub-carriers with 4.125 MHz carrier spacing. Because of wide operating 
bandwidth, up to 480 Mb/s date rate can be reached by modulating each sub-carrier 
with Quadrature Phase Shift Keying (QPSK).  
     Through fast frequency hopping, the multi-band OFDM signals can be delivered 
efficiently. The switching time after the 312.5 ns symbol period is determined to be 
less than 9.5 ns. Time-Frequency Codes (TFCs) are used to define the sequence of the 
operating frequency hopping for different applications. There are up to four different 
TFCs are defined for each band group in the MB-OFDM proposal. In table 2-1, the 
TFCs for a group-1 MB-OFDM system are listed. 
Figure 2.3 MB-OFDM UWB spectrums 
f (MHz) 
Group 1 Group 3 Group 5 Group 2 Group 4
528 MHz




Table 2-1 Time Frequency Codes for Group-1 MB-OFDM system 
TFCs Band hopping sequence
1 1 2 3 1 2 3 
2 1 3 2 1 3 2 
3 1 1 2 2 3 3 
4 1 1 3 3 2 2 
 
     To evaluate the noise performance of MB-OFDM UWB systems, sensitivity and 
Bit Error Rates (BER) are two important specifications. The system’s allowable 
Signal to Noise Ratio (SNR) can be derived from the target BER. By sensitivity and 
SNR, we can finally determine the allowed noise and interference levels appearing in 
the system. In [2] [3], the sensitivity and SNR for the target coded BER of 10 are 
derived to be -73.2 dBm and 7.7 dB for a 480 Mb/s data transmission, respectively. 
Based on given sensitivity and SNR, the requirements of phase noise and spurious 












2.4 Design Requirements of MB-OFDM UWB Frequency 
Synthesizer 
     Settling time, phase noise and spurious tones are usually used to characterize the 
MB-OFDM UWB frequency synthesizer. From the system specifications defined in 
the last section, the derivations of three important characteristics are described in the 
following sections. 
 
2.4.1 Settling Time 
     To utilize regulated bandwidth efficiently, fast hopping between operating bands is 
necessary. To illustrate the behavior of MB-OFDM carrier hopping, the operation of 
Mode-1 with TFC #1 is shown in Figure 2.4. Band 1, 2 and 3 are involved in Mode-1 
operation. The system hops after sampling the OFDM signals in 312.5 ns. The 

















With the characteristics of high integration, low cost and simple structure, the Zero-IF 
architecture is largely adopted for MB-OFDM UWB systems. The LO frequencies of 
up and down converting mixers should be equal to the input carrier frequencies in the 
Zero-IF architecture, which will be described detailed in Chapter 3. This implies that 
the switching time of the frequency synthesizers has to be less than 9.5 ns to satisfy 
the requirement of standards. 
 
2.4.2 Phase Noise 
     Through reciprocal mixing the phase noise of LO signals with in-band and out-of-
band blockers, the converted signals will lead to lower system’s SNR, and then 
destroy the BER. For MB-OFDM UWB system, the phase noise requirements of LO 
is primarily dominated by the strong out-of-band blockers, such as carriers of WiFi, 
Bluetooth, 802.11a and the adjacent UWB signals. The power and located frequencies 
of interference sources presented within 3.1-10.6 GHz are illustrated in Figure 2.5, 
respectively [1]. 
     For a given SNR, the requirement of the LO phase noise corresponding to a certain 
interference source can be approximated by 
int
int
( ( ) 10 log( ))
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NR                (2.1) 
As defined in [1], , the power level of a desired signal, should be 6 dB above 
receiver’s sensitivity.  is the power level of interference source, and
desiredS
intS bwf is the 





IEEE 802.11a -20 dBm 
-31.9 dBm 
 Figure 2.5 Interference spectrum of MB-OFDM UWB system 
 
Assume the phase noise of LO follows the 21/ mf characteristics, we can normalize 
the mf offset phase noise to 1 MHz offset phase noise [4], which can be expressed as 








               (2.2) 
From the system specifications determined in section 2, and SNR are equal to -
67.2 dBm and 7.7 dB for 480 Mb/s transmissions, respectively. Thus, the phase noise 
requirement led by Bluetooth interference can be estimated to be 
desiredS
6(1 ) 67.2 ( 40) 10log(528 10 ) 7.7 20log(990) 62.22 ( )L MHz dBc ≤ − − − − × − + = −   
The phase noise requirements of the Mode-1 OFDM UWB frequency synthesizer for 
different transmission standards are listed in table 2-2.  
 
Table 2-2 Phase noise requirements owing to different interference sources 
Blockers Frequency (MHz) Phase Noise (dBc) 
Bluetooth 2442 -62.22 
WiFi 2442 -82.22 
802.11a 5200 -73.17 
adj. UWB +/- 528 -66.4 
 










2.4.3 Spurious Tones Suppression 
     Due to non-linearity inside the frequency synthesizer, a number of spurious tones 
are generated. Just as with phase noise, after reciprocal mixing, out-of-band blockers 
will shifted into the band of interest by spurious tones. Thus, to co-exist with other 
standards and tolerate adjacent UWB signal transmissions, the amplitude of spurious 
tones is also a very important characteristic of the LO generator. Similar to phase 
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               (2.3) 
By substituting the system specifications and power levels of blockers, the spurious 
suppression requirements for different blockers are listed in table 2-3. 
 
 
Table 2-3 Spurious tones suppression requirements owing to interference 
sources 
Blockers Frequency (MHz) Spurious Suppression (dBc) 
Bluetooth 2442 -34.9 
WiFi 2442 -49.9 
802.11a 5200 -40 





Finally, based on the system specifications determined in the proposal of IEEE 
802.15 standard, the design requirements of the frequency synthesizer for Mode-1 
operation are summarized in table 2-4. 
 
Table 2-4 Summaries of synthesizer requirements 
Parameters Specification 
Frequency 3432, 3960, 4488 MHz 
Settling time < 9.5 ns 
Phase Noise < 82.22 dBc/Hz  @ 1 MHz offset 
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    In RF transceiver architectures, frequency synthesizers are usually employed to 
covert the baseband modulated signals to the required operating frequencies. For 
different architectures, the requirements for frequency synthesizer are different. The 
performance of frequency synthesizers, such as phase noise and I/Q signals, has a 
large impact on the whole transceiver. To give us an insight into the behavior of 
frequency synthesizer, the basic theory and noise analysis are described. Then, we 
can obtain the optimal parameters for the building components of frequency 
synthesizer. In this chapter, we start with the introduction of two useful transceiver 







3.2 RF Transceiver Architectures 
   
      Basically, transceiver architectures are separated to two different kinds: Low-IF 
and Zero-IF architecture [1]. A popular double conversion Low-IF topology, used in 
GSM and DECT systems, is shown in Figure 3.1 [1]. To increase the selectivity and 
sensitivity, this topology includes two stages of down-conversion Mixers. First Mixer 
converts RF signal to large IF, and then the image signal can be filtered by a band-
pass filter with limited Q. 
 
 
Figure 3.1 Double conversion Low-IF architecture 
 
A lower IF, close to zero frequency, is generated by the second Mixer; good 
selectivity can be achieved by the high Q low-pass filter. Because we are operating in 
a low IF, the conversion Low-IF topology is not sensitive to the DC offsets and 
flicker noise, which are serious problems in Zero-IF topology. In addition, the good 



















applications. However, the circuit complexity, off-chip band-pass filter, large power 
consumption and narrow-band image attenuation are obstacles to wideband 
applications. 
     To overcome the problem of the image signals locating in the signal bandwidth, 
the Zero-IF topology is widely used for UWB communication. As shown in Figure 
3.2, by the LO frequency the same as RF signal frequency, the Mixers in I/Q paths 
convert input signals to zero frequency. The issue of image rejection bothering in 
Low-IF topology is solved. The low-pass filter with high quality factor is used to 
enhance the selectivity of receiver. Without the high-Q band-pass filter for the 
channel selection, the power consumption and cost can be reduced, which is 
important for the low power requirement to the UWB standards. However, as 
mentioned above, the issues of short settling time, DC offsets, mainly arisen from LO 
leakage, I/Q mismatch and flicker noises (1/ f noise) make Zero-IF topology design a 
big challenge [1][2]. 
 
 












     After the introduction of transceiver architectures, the impact of frequency 
synthesizer on the transceiver is discussed in the following paragraph. Phase noise 
and I/Q signals mismatch are two significant factors that degrade the signal-to-noise 
ratio (SNR) of the transceiver. Phase noise is arisen from the random phase 
fluctuation in the oscillator. With the phase noise the output of the oscillator in time 
domain can be expressed as [3] 
( ) cos( ( ))o cS t A t tω φ= + ∆     (3.1) 
By substituting the spectral density of phase noise into (3.1), the phase modulation 
can be transformed to amplitude modulation, shown in Figure 3.3, with the 
assumption that the phase fluctuation is small enough. How will this phenomena 
influence transceiver’s performance? As mentioned above, the frequency synthesizer 
is employed to apply LO signals for up or down conversion in the transceiver. Due to 
phase noise, the interfering signals around the desired signal will be transferred to the 
same IF as the desired signal, degrading the output SNR.  
     If the LO signals applied to I/Q paths are imbalance, the signal constellation of the 
I and Q data streams will be corrupted. This will lead to an increasing bit error rate, 










 provide periodic and accurate signal to wireless 
on choice to implement the frequency 
equal. 
requency Synthesizer Architectures 
 
.3.1 General Description 3
 
     A frequency Synthesizer is used to
transceivers. For some wireless applications, a frequency synthesizer would have to 
generate different precise signals to make transceivers work on different channels. A 
comparison between the GSM and UWB systems shows that the channel bandwidth 
of the former is only 200 kHz, however, that of later can reach to 1.5 GHz. That 
means the frequency hopping of frequency synthesizer may have control small 
frequency variations or settle very fast when carriers change significanly. To meet 
these stringent requirements, such as noise performance, power consumption and 
settling time, for many different wireless communication standards, the design of the 
frequency synthesizer becomes challenging.  
     The phase-Locked Loop is the most comm
synthesizer in a wireless transceiver. Basically, the Phase-Locked Loop is a negative 
feedback system that can force the output frequency to be exactly the same as the 
input frequency. The accuracy of the frequency synthesizer’s output frequency is very 
important to the whole transceiver’s performance. Due to the non-linearity existing in 
all systems, an error will always happen in the input of Phase-Locked Loop if we use 
the output frequency to track input reference frequency. Therefore, Phase-Locked 
Loop always works on phase to avoid the frequency variation. The locked condition 
for the Phase-Locked Loop happens when the phase difference between the input and 





Figure 3.4 Block diagram of Charge Pump PLL 
 
     The block dia re 3.4. The loop 
onsisted of an input reference source, a phase/ frequency detector, a charge pump, a 
put reference 
gram of a simple Charge-pump PLL is shown in figu
c
voltage control oscillator and a frequency divider. The PLL based frequency 
synthesizers can be divided into two different kinds, Integer-N and Fractional-N 
frequency synthesizer. The Integer-N architecture makes the output signal frequency 
exactly the same as N times of input reference, which means the channel spacing 
should be a multiple of input reference frequency. In contrast to Inter-N synthesizer, 
the Fractional-N architecture has the division ratio with a fractional value. This means 
it can have a smaller frequency step than the input reference frequency. 
     Due to its physical properties, the crystal oscillator, oscillating at a particular 
frequency with an extreme accuracy, is usually employed to be the in
signal in the PLL. By sensing the phase difference between the input and the divided 
output signals, the Phase/ Frequency Detector and Charge pump will generate either 
“UP” or “Down” charging pulses. Then, these charging pulses will be integrated by 










the tuning voltage changes the output frequency of voltage control oscillator to catch 
the input reference frequency. 
     To describe the operation of PLL more clearly, the dynamic response of the PLL is 
 
illustrated in Figure 3.5. After the time t1, the frequency of input signal increases. A 
“UP” charging pulse is output by Phase/ Frequency Detector to response to the phase 
difference appearing in the input ports. The charging current injected by charge pump 
circuit is integrated by the loop filter, and then converted to be an increasing tuning 
voltage. Thereby, an increasing oscillating frequency is generated at the output of 
voltage control oscillator. After the output frequency become larger, the decreasing 
width of charging pulse leads to the reduction of the slope of tuning voltage. Finally, 
the tuning voltage become constant and the divided output frequency will lock at 

















3.3.2 Proposed Architecture 
 frequency synthesizer, the most difficult 
esign issue is the fast frequency hopping. According to the MB-OFDM proposal 
described in Chapter 2, the switching time of the frequency hopping should be less 
than 9.5 ns, which prevents the traditional PLL based frequency synthesizer from a 
viable structure. However, by utilizing the sampling time of OFDM signals, the 
architecture proposed in [4], shown in Figure 3.6, can extend the settling time of PLL 




Based on the architecture in [4], we use ring oscillators to implement the VCO of 
PLL involved in the frequency synthesizer. Due to inherent characteristic of the ring 
oscillator, low distortion quadrature signals can be generated. As well, much smaller 
die area is achieved by the ring oscillator than that of LC-oscillator. This makes full 
integration of the frequency synthesizer relatively easy. Compared to the frequency 
 
     For the MB-OFDM UWB system’s
d
 
Figure 3.6 Frequency synthesizer for MB-OFDM UWB sy
PLL 1 
 








synthesizer presented in [4], the proposed structure can provide lower cost and exhibit 
better spectral performance for the frequency synthesizer implementation.  
     The operation of the proposed frequency synthesizer is described in the following: 
esizer is based on two PLLs, to obtain the 
First, we let PLL1 lock at current processing frequency and PLL2 handle the next 
frequency band which is determined by the Time Frequency Codes (TFC). Since the 
switching time of the multiplexer is always less than 1ns, by hopping the frequencies 
between two PLLs, the frequency synthesizer can meet the settling time requirement 
if each PLL could settle down in 300 ns. 
     Because the proposed frequency synth
insight into the design issues of frequency synthesizer, the basic theory of each 
















3.4 PLL Building Blocks  
tector and the Charge Pump 
range of 
2.  work on 
3. signal duty cycles: Since the whole signal period is used for 
 
.4.1 The Phase/Frequency De3
 
   The Phase/Frequency Detector is the first block in the Phase-Locked Loop. It is   
used to sense both phase and frequency difference of the input signals, and then 
output the error signals. Comparing with phase detectors, such as multiplier and XOR 
phase detector, the Phase/Frequency Detector has the following advantages: 
1. Large pull-in frequency range: Usually, the pull-in frequency 
multiplier and   XOR phase detector is relate to the loop parameters 
Great noise performance: Both multiplier and XOR phase detector
sensing the phase difference during the whole reference period. This implies 
the phase detectors will contribute the noise to the system during the whole 
reference period. Conversely, due to the edge-trigger property, the 
Phase/Frequency Detector only sense the input signal difference in a small 
fraction of reference period, and only transfer small parts of noise to the 
system’s output. 
Insensitive to the 
phase detection process, the multiplier and XOR phase detector are very 
sensitive to the input signal’s duty cycle. The “false locked” condition will 
happen to the PLL possibly. This is because the phase detector could generate 
the same error pulses for the desired signal and its harmonic signals. Then, the 
PLL would possibly lock to the harmonics of desired signals. Conversely, due 




the input signal’s duty circle. This will make the design of Frequency Divider 
in the feedback loop become much easier. 
     For the sake of illustration, the block diagram of the Phase/Frequency Detector 
and two examples are shown in Figure 3.7. First, we make the divided output signal 
become phase lag to the input reference signal. The detected lagging information will 
lead to a voltage pulse generated at the output “UP”. Through the operation of other 
components in the loop, an increasing tuning voltage will build up an output 
frequency, and then correct the phase error shown on the Phase/Frequency Detector’s 
input. Conversely, the output divided signal with larger frequency than input 
reference frequency makes the Phase/Frequency Detector to output a signal pulse at 




























Figure 3.8 Block diagram of PFD/ CP combination 
 
     A Charge Pump is usually put just behind the Phase/Frequency Detector and it 
opened, 
PFD to sustain a steady VCO tuning voltage in the phase locked condition. 
must sense the difference between “UP” and “Down” voltage pulses. It will either 
inject or withdraw the current from the following loop filter depending on which sign 
of pulse is present. The basic concept of the charge pump can be illustrated by the 
Figure 3.8. Once the “UP” pulse is produced by the Phase/Frequency Detector, the 
charging loop in the charge pump is closed to inject current into loop filter. Similarly, 
the “Down” pulses will close the discharging loop in the Charge Pump and take the 
charge out of loop filter. When the “UP” and “Down” signals are active or inactive at 
the same time, no current will flow into or out of Charge Pump’s output port. 
     Ideally, if both the charging and discharging switches of Charge Pump are 
the output resistance of Charge Pump is equal to infinite. This makes the following 
loop filter become an integrator, which leads to an infinite DC gain of PFD/CP/LPF 






Figure 3.9 Transition behavior of PFD/CP 
 
     To get the linear serve the transition 
ehavior of PFD/CP, shown in Figure 3.9. It is obvious that the pulse width of PFD’s 
 model of PFD/CP combination, we can ob
b
output signal, “UP”, is proportional to the phase difference, εφ , between its two input 
signals. This voltage pulse is used to close the switch in the Charge Pump, and then 
source the current to the loop filter. Therefore, the average current sourced from the 







CPI is the current sourced by charge pump. The gain of PFD/CP, defined as PDK , 
presents the relationship between the input phase differences with the output average 






               (3.1) 
From the equation (3.1), we can see that tput current increases with the 
increasing phase difference between the ts of PFD with a slope equal to
= =
 the ou















     There are many non-line e PFD/CP circuit. Most of 
those are induced by the charge pump circuit and these will make a great impact on 
p’s current source. If the phase error is too small, the induced output 
ar characteristics existing in th
the whole PLL. The non-linear characteristics we would like to discuss in the 
following section including the issues of dead zone, charge sharing and reference 
feed-through.  
     The PFD/CP circuit is shown in Figure 3.10. The PFD output is applied to switch 
the charge pum
voltage pulse may be not wide enough to turn on the charge pump. This makes the 
loop become insensitive to the small phase error. The small area existing around the 
zero phase difference is called a “Dead zone”, shown in Figure 3.11. To get rid of the 
“Dead zone”, a delay cell is always inserted between the NAND gate and D-Flip-Flop 
to increase the duty circle of the output voltage pulse. However, the delay time 










the PFD. Therefore, the trade-off between “Dead zone” and operating frequency 
range should be taken carefully. 
 
 






     Charge sharing sign. Due to the 
parasitic capacitance of the current source in the charge pump, there will be a voltage 
h is the mismatch in the up and down current 
 is also a very important issue in the PFD/CP de
gap existing between the source ports of switches Sn and Sp, shown in Figure 3.10. 
When both Sn and Sp are closed, the voltage gap will place extra charges into the 
loop filter. This results in a variation in the VCO’s tuning voltage and a subsequent 
fluctuation in the output frequency. 
     The third issue is the reference feed-through. Basically, one of main effects 
leading to the reference feed-throug
sources of charge pump. During the reset transition of Phase/Frequency Detector, the 
narrow voltage pulses will appear in both “UP” and “Down”. Ideally, the duty circle 




sink current in the Charge Pump can cancel completely. However, in practice, the 
current-mismatch happens all the time. A net charge induced by current-mismatch 
will inject into the loop filter and yield a shift on tuning voltage of VCO. 
Consequently, a frequency correction will be made by the loop.  This process will 
keep going with the frequency the same as input reference frequency. Therefore, an 
AC signal appears on the voltage control line of VCO. This will make the output 
signal of  the VCO become [5]: 
0 0cos( ) [cos( ) cos( ) ]0out ref ref
where  is the gain of VCO. From the equation (3.2), we can see there are two 





v A t t tω ω ω ω ω
ω
≈ + + − −                (3.2) 
VCOK
refω shift from the desired frequency. Hence, to improve 
. 
the spur performance of PLL, the current mismatch of charge pump should be 














3.4.2 The Voltage Control Oscillator (VCO) 
     Oscillators are electrical circuits that generate a periodic signal at a particular 
 
frequency. Basically, the oscillators can be separated into two different kinds: 
waveform-based oscillators and resonator-based oscillators. Both these oscillators are 
made using a feedback systems, as shown in Figure 3.12. Both oscillator need to 
satisfy the Barkhausen Criteria: 
0 0( ) ( ) 1H j jω β ω =
∠ 00 0( ) ( ) 180H j jω β ω =
 
To make the oscillators operate at different frequencies, a tuning mechanism 
controlled by voltage or current is always used to make the feedback system satisfy 
these criteria at different frequencies. Ring oscillators, waveform-based oscillators, 
and LC-tank oscillators, resonator-based oscillators are common oscillators usually 
adopted to implement Voltage Control Oscillator (VCO).  LC-tank oscillators have 
the advantage of good phase noise, which makes it a good choice for frequency 
synthesizer. However, the huge area occupied by high “Q” inductor makes it difficult 
to fully integrate in the monolithic chip. The small tuning range also sets the limits to 
wide bandwidth application. 
 
 




Conversely, without the inductor involved in the circuit, the ring oscillator is very 
suitable to the monolithic integration. The large frequency tuning range of ring 
oscillators can easily meet the requirement of wide bandwidth communication 
standards. The only disadvantage of ring oscillator is its worse phase noise 
performance than the LC-ta e phase noise as LC-tank 
udes N stages, the phase shift applied by 
nk oscillators. To obtain the sam
oscillators, large power consumption is necessary to ring oscillators. Therefore, 
depending on the wireless applications, the designer can adopt ring oscillator or LC-
tank oscillator to implement VCO of PLL. 
     The simple structure of ring oscillator is shown in the Figure 3.13. There are two 
analyses can be used to approximate the ring oscillator’s oscillating frequency. First, 
we use large signal to do the analysis. For a negative feedback system, the delay cells 
in the ring oscillator should apply the extra 0180  phase shift to satisfy Barkhausen 
Criteria. Assuming the ring oscillator incl





Then, the frequency of oscillation can be obtained by 






The delay time,τ , can be estimated by calculating the time taken by the bias current 
to charge the load capacitor to half of output voltage swing. Hence the oscillation 
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Figure 3.13 Ring oscillator 
Small signal analysis can be used to estimate the oscillating frequency as well. Th








 is the low frequency gain of delay cell, and the pole,
+
A , is equal to the reciprocal pω
of RC , shown in Figure 3.9. If we take three stages ring oscillator as example, the 
overall open loop gain is 
3
3( ) ( )
p
AH s G s
s ω
⎛ ⎞
= = ⎜ ⎟⎜ ⎟+⎝ ⎠
 
 To satisfy the Barkhausen Criteria, the extra 1800 phase shift should be supplied by 
the loop. Hence, each cell should contribute 600, and then oscillating frequency can 
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To get steady oscillation, the loop gain in the oscillating frequency must be equal or 




















Thus, if the gain of delay cells is larger than 2 / RC , the ring oscillator will oscillate 
at 3 / RC . 
     For the VCO, the relationship between the oscillating frequency and input tuning 
voltage is 
                                 o FR VCO tuneK Vω ω= + ×                                    (3.3) 
where  is the gain of VCO, defined as the VCO’s sensitivity  to the variation of 
the tun oltage, and the 
VCOK
ing v FRω  is the free-run frequency. The control action of the 
PLL depends on the comparison between the input reference phase and output 








o VCO tune∫ ∫
Through the Laplace-transfor  it will become 




Hence, the VCO acts like an integrator for the output phase, and provide a pole, 




     Some concerns are more critical han ohers for VCO design. Due to the non-linear 
characteristics of the PFD/CP/LPF and input noise, a noise signal will exist on the 
voltage control line of the VCO. This will lead to a variation on the tuning voltage. 
is yielded at the output signal. Therefore, to make PLL less sensitive to the noise, 
 should be designed as small as possible. From equation (3.3), to achieve wide 
frequency tuning range of the VCO, a large  is necessary. Thus, there is a trade-
design. 
     Trade-offs among the output voltage swing, supply voltage and power 
consumption must be fully analyzed in VCO design as well [6]. Invariably, a large 
output voltage swing is needed to increase the signal to noise ratio (SNR) and 
e driving current needed for large voltage swing will cause the large power 
Then, this variation will be amplified by the K . Consequently, an amplified noise VCO
VCOK
VCO
off between the frequency tuning range and the noise performance in the VCO 
decrease the Noise Figure. However, this will set a lowest limit on the supply voltage. 
The larg
K
consumption.  Therefore, depending on the requirements for different applications, a 











3.4.3 The Frequency Divider 
    The Frequency Divider is put in the feedback path of the PLL and it is responsible 
e frequency divider ratios, the locked 
ong the different channels. Since the control 
echanism of the PLL relies on the comparison of phases in the PFD’s inputs, the 
ined as the phase relationship between the 
 
for the frequency scaling. By tuning th
frequency of PLL can be changed am
m
linear model of frequency divider is def
output signals of VCO and the frequency divider’s output signals. We assume the 
input phase in time domain is equal to 
( ) 2in int f tθ π=  
inf is the input frequency of frequency divider. After the frequency scaling, the output 
outf  can be calculated as /inf Nfrequency . The output phase can be derived and 
expressed as 
( ) 2 2 in inout out
ft f t t
N N
θθ π π= = =  
Th
     As preceding exposition, the difference between the Integer-N frequency 
synthesizer and Fractional-N frequency synthesizer is the structure of frequency 
divider. The pulse-swallow divider, illustrated in Figure 3.14, is the most common 
allow divider, the fractional divider ratio can be achieved for the Fractional-
erefore, the transfer function of output to input phase of frequency divider is equal 
to 1/N. 
structure for the Integer-N frequency synthesizer. By adding an accumulator to the 
pulse-sw
N frequency synthesizer. The pulse-swallow divider consists of a dual-modulus 




prescaler is right connected to the output of VCO. This implies that the dual-modulus 
prescaler will operate at a very high frequency, such as 3.1 to 10.6 GHz for the UWB 
communication system. 
 








Figure 3.14 Pulse-Swallow frequency divider 
 
Therefore, instead of the traditional digital-logic, much faster circuits shoul
plement the prescaler. The programmable counter can be easily programm
set the particular divide ratio for different input reference frequencies. The num
Swallow Counter
d be used 
to im ed to 
ber of 
pulses swallowed ary input of the 
swallow counter. 
e divide ratio of prescaler becomes M. At that moment, S pulses 
with a divide-by-M+1 clock are counted by the programmable counter. After that, the 
by the swallow counter is defined by the bin
     The operation of the pulse-swallow counter is described in the following. In the 
beginning, the swallow counter is reset to output a low state signal to the prescaler, 
which makes the prescaler start with a divide-by-M+1. After the swallow counter, 





programmable counter will finish its remaining counts, P-S, with a divide-by-M 
clock. Hence the divide ratio can be expressed as 
( 1) ( )N S M P S M PM S= × + + − × = +  
Once the programmable counter was programmed, the divide ratio “P” can’t change 
any more. Therefore, the divide ratio of frequency divider can only be changed 

















3.4.4 The Loop Filter 
   In the phase locked condition, a steady voltage should be present at the tuning line 
ake this happen, the loop filter muat work as an integrator and 
provide infinite DC gain to the PLL. The loop filter is a very important component in 
e PLL because it determines to the loop’s stability, settling time, noise performance 
 filters are separated into two categories: passive loop 
  
of the VCO. To m
th
and lock range. Basically, loop
filters and active loop filters. If the tuning range of the PLL is very wide and the 
tuning voltage of VCO is too big to be provided by the charge pump, the active filter 
is used to implement the loop filter. For the fully integration purpose, the active filter 
can also be used to decrease the size of capacitor. However, the poor noise 
performance and large power consumption are the serious drawback of the active 
filter. For the sake of easy implement, better noise performance and lower power 
consumption, the passive filter is adopted in this thesis. 
     Assuming that the output impedance of the charge pump is infinite, the transfer 





















Figure 3.16 First-order low-pass filter with series resister 
 
 by the first-
order low sistor in 
series with  loop from 









Its frequency response is shown in Figure 3.15. Due to a pole existing in the loop
already, which is applied by the VCO, the second pole added to the loop
-pass filter will make the PLL become unstable. By putting a re
the integration capacitor, a zero is generated to protect the
     In addition to system stability, the noise performance of the PLL is also an 
important issue. The variation of the tuning voltage of VCO impacts the VCO’s 
output spectrum seriously. The reference feed-through resulted from the current 
mismatch in the charge pump will add a high frequency ac signal on the tuning 
voltage, which leads to the reference spurs shown in the VCO’s output spectrum
reduce the voltage ripple on the tuning line, a capacitor is placed in shunt to make a 
second-order low-pass filter. The transfer function of the second-order low-pass filter 
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3.5 Frequency Response and Noise performance 
3.5.1 Frequency Response of the Charge-pumped PLL 
 










Figure 3.17 Loop diagram of a charge-pumped PLL 
 
The linear model of the PLL in phase domain is illustrated in the Figu
PFD/CP combination transfers the excess input phase to the charge current by the
PFDK , equal to / 2CPI π . The loop filter coverts the charging current to the tuning 
voltage with the trans- pedance, . Feeding the output signal back to the input of 
PLL makes the output signal phase track the reference signal phase, and then achieves 
expressed as 
im ( )L s
the phase locked condition. 
     If we open the loop by the output of frequency divider, the open-loop gain can be 
1( ) ( )div VCO
in




= = × × ×       (3.5) 
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      (3.6) 
From the equation of loop’s open-loop gain, we can see that the infinite DC gain is 
by the VCO. This leads to a 
unit gain for the close-loop transfer function. That is to say, when the frequency of 
the variation of the excess input signal phase is low, the infinite open-loop gain forces 
the output phase variation to track the input phase variation. However, when the 
resulted from the pole, locating at the origin, provided 
frequency goes up to the loop’s bandwidth, the degradation of close-loop transfer 
function makes the excess output phase variation insensitive to that of input signal. 
This implies the low-pass characteristic of the open-loop gain makes the PLL can 
only track the slow variation of input signal. To improve the tracking speed, the loop-
bandwidth of the PLL must be increased. However, according to [1], to make the 








where nω is the nature frequency of the second-order system. To guarantee the 
stability of PLL, the loop bandwidth can not be too large (usually smaller than one-
tenth of the input reference frequency.)   
     The settling time is a design parameter that rela s to the tracking speed of the 














Whereς is the damping factor, N is the divide ratio of the frequency divider andα is 
the settling factor of frequency accuracy. Thus, wider loop bandwidth leads to shorter 
settling time and higher tracking speed.  
     Another very important design parameter is stability. To analyze the stability of 
the PLL, we need to put the loop filter’s transfer function into open-loop transfer 
function of PLL first. From the equation (3.4), we express the second-order loop 
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=   = ×  
Then, the open-loop transfer function can be expressed as 
2( ) ( )
PFD VCO z
p







      (3.7) 
From the equation (3.7), the Bode plot of the open-loop transfer function is illustrated 
 
Figure 3.18 The frequency response of second order Charge-Pump PLL 
in Figure 3.18.  
( )G jω










     Phase margin, usually used to determine stability, is defined as the difference 
between the 180 degree and the phase of open-loop transfer function with unit gain. It 
can be expressed as  
0180 arg( ( ))M cG jφ ω= +                (3.8) 
To guarantee the stability of PLL, a phase margin larger than 45 de . 





















3.5.2 Noise Performance of Charge-Pump PLL 
 
Figure 3.19 Noise sources in the Charge-Pump PLL 
 
. In the following 
about the contr n of these noise s to the PLL’s 












PFDφ LPFφ VC Oφ
     The noise sources added to the PLL are shown in Figure 3.19
paragraph, we will talk ibutio source
PFDφ . The voltage 
power noise add to the signals through the registers and logic gates will cause the 
timing jitter in the logic transitions. The phase noise relates to the timing jitter by  
2
( ) dPFD m ref
refT
φ
tS f f∆∝ ∝                (3.9) 
Figure 3.20(a) shows the “white noise” generated by the PFD. According to the 
 Fro
relation (3.9), the amplitude of the white noise is positively related to the input 
reference frequency [5]. The noise transfer function from the PFD to PLL’s output is 
needed to calculate the contribution of PFD’s noise to the system. m the Figure 
3.19, the noise transfer function of PFD can be expressed as 
( )
( )PFD VCO
L sK K N N G s( ) ( ) 1 ( )( )
PFD
PFD VCO










( )PFD mS fφ
m
 
f PFD at the output of 
PLL 
 
where G(s) is the open-loop gain defined in the equation (3.5). Because of the low-
f
( )o mS fφ
mf
(a) (b)
Figure 3.20 (a) white noise generated by PFD; (b) noise o
pass characteristics of G(s), the PFD’s noise is filtered in the PLL and shown in 
Figure 3.20(b). Similar noise contribution is made by the frequency divider. Its 
transfer function is 
( )( )
1 ( )div G s+
G sH s N= −  
Before talking about the phase noise of the VCO, we start with the timing jitter. The 
random fluctuation caused by “white noise” in the time domain periodic signal causes 
an see the power spectral density (PSD) of VCO’s phase noise 
degrades with increasing offset frequency,
a timing error in each period, called as jitter. If these timing errors exist in the VCO’s 
signal, the prior timing errors will be accumulated and lead to the variation of the 
starting points of next oscillating cycles. By transferring timing jitter to the phase 
noise domain, we c
mf .  From [5], the PSD of the oscillator is 
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Its behavior shows in the Figure 3.17. As PFD’s noise, the phase noise transfer 
function of VCO is used to calculate the VCO’s contribution to the PLL’s output 
phase noise. Through Figure 3.19, 
1( )H s =  
1 ( )VCO G s+
A high-pass characteristic shows on VCO’s noise transfer function. 
 
Figure 3.21 Noise contribution of VCO’s phase noise 
 
( )VCO mS fφ
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Similar to VCO, the input reference noise generated by crystal oscillator also has a 
21/ mf dependency on the offset frequency, mf . However, due to the physical structure, 
the input reference noise is much smaller than that of VCO. Through noise transfer 
function 








Because the thermal noise is white noise, the loop filter’s noise level is flat within the 
, the phase noise of input reference is filtered at high offset frequency. The last noise 






whole band. Due to the band-pass characteristic of loop filter’s noise transfer 
function, the output phase noise contributed by the loop filter is shown in Figure 3.22.  
 
Figure 3.22 The transformed noise of LPF at the PLL’s output 
 




Figure 3.23 The noise appears at the output of PLL 
 
Finally, we combine all the noises together in Figure 3.23. The Figure 3.23(a) shows 
the original PSD of every noise source. Through the noise transfer function, the 
output phase noise of PLL is shown in Figure 3.23(b). Because the phase noise of 
essed when the offset frequency is smaller than 
cf , the phase noises generated by input reference, PFD and frequency 



















divider dominate the PLL’s in-band phase noise. Conversely, when the offset 
frequency is higher than crossover frequency, VCO’s phase noise will dominate the 
PLL’s output phase noise. By observing the noise transfer functions described in 
above paragraphs, we can see the crossover frequency, cf , is determined by the open 
loop bandwidth of PLL. Therefore, by tuning the loop bandwidth of PLL, we can 
decide the dominating component of PLL’s phase noise. 
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  Operating frequency, power consumption, linearity, bandwidth, phase noise, noise 
ure and settling time are the important figures of merit for the building components 
architectures, communication theories, circuit topologies and 
iconductor technologies are developed. Among these, semiconductor technology 
frequency (
 
 Technology Comparison: SiGe HBT vs. 
RF CMOS 
 
   
fig
of the RF frequency synthesizer. For the progressive wireless communication 
systems, new 
sem
sets the very beginning limits of system performance. SiGe BiCMOS and RF CMOS 
are usually used to implement high frequency circuits. To compare these two 
technologies, some device’s figures of merit are discussed in this section. 
     The key analog figures of merit of RF devices are short-circuit unity current gain 
Tf ), maximum unity power gain frequency ( maxf ), flicker noise 




linearity ( 3PΙΙ ), breakdown voltage and /mg I . For high frequency operation, the 
most important parameter of active device is Tf . It is defined as the frequency 
interception with the 0-dB current gain. That is to say, Tf  determines the highest 
operating frequency of active devices. The peak Tf  of CMOS used to be much smaller 
than SiGe HBT. However, by the process of the silicon technology, the Tf of CMOS 
can be com arable with that of Sip Ge HBT, more than 200 GHz [1].  
     The maximum unity power gain frequencies, maxf , of CMOS and SiGe HBT are 
given by [2] 
max ( ) 2 ( 2 )
T
in ds T gd
ff CMOS




max ( ) T
ff HBT
8 b cbR Cπ
From the above equations, we can see
≅  
maxf is positive proportional to Tf for both 
technologies. Because of the improved unity gain frequency of CMOS, its maximum 
unity power gain frequency is also increased to 200 GHz. 
     For the frequency synthesizer design, the flicker noise (1/ f noise) has a series 
impact on the phase noise of VCO. 1/ f noise is a low frequency noise source, which 
[3]
ace recombination effect. 
is always lower than megahertz range . It mainly results from the surface 
recombination effect in the transistors. Due to the current flowing along the 
connecting surface, CMOS is susceptible to the surf
Conversely, the driving current of SiGe HBT flows vertically to the substrate, which 




     The minimum noise figure ( minNF ) determines the degradation of the signal-to-
noise ratio (SNR) results from a component. It can be approximated by [2] 
min
2
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Obviously, the minimum noise figure is dominated by the Tf . For a given noise 
figure, the component implemented by CMOS will cost a little more power than that 
made by SiGe HBT [1]. 
     When the transistors work on a particular driving current, the variation of the 
threshold voltage ( ) will cause the variation of small-signal behavior. SiGe HBT is 
xide thickness and substrate voltage etc. Therefore, the 
thσ
a bipolar transistor; its threshold voltage is mostly dominated by the band-gap of 
semiconductor. Conversely, the threshold voltage of CMOS transistor relies on the 
doping concentration, o
threshold voltage of CMOS is more susceptible to the fabrication variation than that 
of SiGe HBT. 
Basically, the non-linear behavior of the transistors will lead to signal distortion. 
The third-order intercept point ( 3PΙΙ ) is used to determine the small-signal linearity 
of a component. As discussed in [1], the 3PΙΙ  of CMOS is usually larger than that of 
SiGe HBT. However, the non-linear cancellation effect applied for HBT components 
makes the third-order inter-modulation signals become much smaller. Therefore, the 
linearity of HBT components becomes better than CMOS components. 
     The high Tf of SiGe HBT can be used to trade off for high breakdown voltage and 




progressive technology, Tf of CMOS transistor is comparable to that of SiGe HBT. 
However, the improved Tf  of CMOS is achieved by scaling the size of transistors, 
which makes large breakdown voltage a challenge due to the thinner gate oxide for 
each new generation process. 
     The /mg I  ratio of SiGe HBT is always much larger than that of CMOS. Because 
of the exponential relation between the driving current and biased voltage, the 
inherent trans-conductance of HBT is higher. This implies that the HBT has a higher 
current driving ability than CMOS. Hence, the output buffer is always implemented 
by HBT.  
     Beca he frequency synthesizer presented in this thesis is used for Ultrawide-
Band (UWB) applications, high T
use t
f , maxf , /mg I  and low power consumption, phase 
noise and thσ  are necessary. For the concern of low cost, CMOS is always thought as 
the only choice for System-on-Chip (SOC). However, as reported in [2], the System-
in-Package (SIP) could offer the lower cost for RF application than SOC, which 
hn log is ch
 
means the cost advantage of SiGe BiCMOS is comparable with that of CMOS. 
Therefore, the SiGe BiCMOS tec o y osen to implement the building blocks 







4.2 Phase/ Frequency Detector and Charge Pump  
.2.1 Phase/ Frequency Detector Implementation 
   By detecting the input phase and frequency difference, PFD generates a correction 
gnal to trigger the frequency acquisition in PLL. The pulse width, delay and 
direction of the generated correction signals will impact the performance of PLL 
ffective PFD 
peed requested 




consequently. There are several issues should be taken into account for e
design such as “dead zone”, large operating frequency and settling s
for wideband applications.  
     To overcome the “dead zone” problem, an extra delay is usually inserted in the 
reset path of the conventional PFD, shown in Figure 4.1. However, the inserted delay 
time will decrease the PFD’s speed and maximum operating frequency, which leads 
to slower settling time of PLL [5]. With the extended reset time, the relation between 
the phase error and average 
error is in the range between 2π − ∆ and 2π , the rising edge of the D-FF’s input signal 
will be missed in the reset delay period, which leads to the wrong correction signal in 
the output of PFD. 
 


















Figure 4.2 Wrong correction signals generated by PFD 
 





π∆ =  
wher is the reset delay time of PFD, and is the period of input reference 
signal. When the becomes as large as half of , the wrong correction signals 
will be genera in the failure 
to achieve frequency acquisition. Hence, um input reference frequency is 
to say, to obtain the higher input 
reference frequency for PFD, which is necessary for the short locking time in the 
PLL, the smaller delay time of reset path should be achieved.      




ted in a half period of input reference signal. This results 
the maxim
limited to be less than1/(2 )resett  [5] [6]. That is 
can’t be decreased without limit. To figure out t imum width of voltage pulse 
necessary to eliminate “dead zone”, accurate simulation must be made. Through the 
Cadence Design Systems simulator, we find that a 250ps voltage pulse is wide 




paragraph, this reset delay makes the operating frequency as high as 2 GHz, which is 
much higher than the input reference frequency used in this thesis, 264 MHz. 
set time 
     The True Single-Phase Clock (TSPC) positive edge triggered D Flip-Flop is 
adopted for the proposed PFD, shown in Figure 4.3. Compared with the conventional 
edge triggered D Flip-Flop made by static complementary logics, TSPC D Flip-Flop 
has the advantages of high speed, low power consumption and simple structure [7]. 
The behavior of proposed PFD is shown in Figure 4.4 (a) (b). The width of reset pulse 
can be measured by the Down pulse in case 1 and Up pulse in case 2. To overcome 
the two issues for PFD design, speed limitation and dead zone, a particular re



















Figure 4.4 (a) divided output signal 
 
 
phase lags input signal phase  
 




Figure 4.5 Phase difference vs. net pulse width generated by PFD 
As shown in Figure 4.4 (a), the reset ned to be 250ps. With the 250ps 
appears in the proposed design. As well, the differences between Up and Down 













0 500 1000 1500 2000















reset time, the relation between input phase difference of PFD and net pulse width of 







4.2.2 Charge Pump Implementation 
     Many non-ideal characteristics of the PLL, such as reference spurs and limited 
tuning range of VCO result from the charge pump circuit. To improve the 
performance of the PLL, charge sharing, source/ sink mismatch and output voltage 
range are the issues should be accounted for in charge pump design. In the 
Figure 4.6, the charge sharing problem is 
een the turn-off charge pump output and 
p output [8]. The unit-gain buffer forces the turn-off charge pump 
ain charge pump output. Therefore, the jump phenomenon 
m charge sharing is relieved. However, the cost is an additional rail-to-rail 
P amplifier, which will cost large die area and power consumption. As well, the OP 
plifier will increase the complexity of the whole charge pump structure [9]. 
n Figure 4.7. Without the current 
 
Figure 4.6 Conventional charge pump circuit 
conventional charge pump circuit, shown in 
dealt with using a unity-gain buffer betw
turn-on charge pum




     The proposed charge pump structure is shown i
sources cascading with input switches directly, there is no charge sharing problem in 










Figure 4.7 Schematic of designed charge pump 
 
Due to the NMOS differential pairs applied in both inputs, the inherent mismatch of 
NMOS and PMOS is removed [10]. To obtain good current matching in the output of 
charge pump, great input switch matching is not enough. Large output impedance is 
also necessary. If the output impedance of charge pump is not large enough, the 
output current mismatch will change with different output voltages, which be 
expressed as [11] 
( ) ( )
2 ( )out equ out equ DSout equ DS
o
V V V V I




∆ = ∝ − ∝    (4.1) 
where is the output voltage that makes the source and sink current become equal, equV
DSI is the bias current, and are the output impedance and channel length of 
transistors in current mirror respectively. From equation (4.1), it is obvious that by 
increasing the channel length of T3 and T4 in Figure 4.7, we can decrease the current 





current matching in the charge pump, we can see the reference spurs in a 3rd-order 
PLL. The power of the reference spurs can be expressed as [12] 
/
2
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     (4.2)  
In equation (4.2), the current mismatch of the charge pump is converted to the input 
phase error and lead to the reference spur out of PLL. 
cha o




     In addition to noise contribution, the output voltage range is also an issue for 
rge pump design. In the 3rd- rder PLL, the output voltage range of charge pump 
controls the input voltage range of VCO, hence the output frequency. Therefore, for 
large input voltage range of VCO, the headroom of current mirrors in the charge 
pump circuit should be reduced to be as small as possible. The saturation voltage of 
transistors, T3 and T4, in the current mirrors can be expressed as 
2 CPIV =  
( / )sat oxC W Lµ
To keep saturation voltage small, the ratio should be large. Because long 
channel length is required for large output impedance, large ratio leads to large 




taken for input differential pair. Therefore, a trade-off between large output range and 
fast operation frequency exists in the current mirror’s t
     The completely switching voltage of input differential pairs is also a design issue. 










Depending on the output swing of PFD, the transistor size of input differential pairs, 
T5, T6, T12 and T13 in Figure 4.7, should be designed following 
SV =       (4.3) 
the equation (4.3). 
     Figure 4.8 (a) (b) shows the output current and voltage of charge pump in two 
different conditions: divided output phase lags the input reference phase, and divided 
 
Figure 4.8 (a) divided output phase lags input reference phase 
 
Figure 4.8 (b) divided output frequency is higher than input reference frequency 





4.2.3 Noise Performance of PFD/ CP Combination 
     The shot noise and flicker (1/f) noise in the PFD and charge pump circuits lead to 
noise current in the output of charge pump. To calculate the phase noise contribution 
of the PFD/ CP to the PLL, the output noise current should be referred to the input of 







φ π∆ ∆= =       (4.4) 
From equ , we can 
source a large current in the charge pum  circuit. The price of large charge pump 
current is the long switching time induced from the large size of the transistors, which 
will result in phase noise degradation [11]. Thus, to find out the appropriate charging 
current for optimal phase noise, we need the help of simulation tools. 
     Through the SpectreRF simulation, the current noise, with 500 uA charge pump 
current, at the output of charge pump circuit is shown in Figure 4.9. From the Figure 
4.9, we can see the unit of current noise is
ation (4.4), to reduce the phase noise of PFD/ CP combination
p
/A Hz . The unit of the power density of 
input phase noise, 2/PFD CPφ , is
2 /rad Hz . To convert current noise ( /A Hz ) to power 
density of phase noise ( 2 /rad Hz ), we need a translator equal to 
/rad Hz radT
A
= =  
/A Hz
which can be made by the reciprocal of PFD/ CP gain. This matches the result 
provided by equation (4.4). By the data extracted from the Cadence simulation result, 







Figure 4.9 Noise current of PFD/CP combination 
 
 




4.3 Voltage Controlled Oscillator (VCO) 
4.3.1 Ring Oscillator Implementation 
     To get wide frequency tuning range, small silicon area and low distortion 
quadrature signals, ring oscillator is employed in this thesis. The main drawback of 
ring oscillator is the higher phase noise than that of LC-oscillator. For the QPSK 
modulation scheme, used in the MB-OFDM UWB communication system, the 
relaxed phase noise requirement can also be satisfied by ring oscillators without large 
amount of power consumption. Thus, ring oscillator is adopted to implement the 
VCO in the presented PLL. 
     As mentioned ating frequency 
for the ring oscillator given by: 





=             (4.5) 
where N and τ  represent the number of delay stages and delay time of each stage. 
With 180 degree shift in DC, the forward path of ring oscillator should provide 
additional 180 degree phase shift for the oscillation. Hence, to obtain the inherent 
quadrature signals from the ring oscillators, two stages is the most suitable 
architecture. The quadrature signals could be obtained from the output of each stage, 













Figure 4.12 Delay stage of ring oscillator 
 
     To provide a 90 degree phase shift in each stage of the ring oscillator, a two-pole 
delay stage is employed, shown in Figure 4.12. The diode-connecting transistors 
 the involved in the emitter followers prevent the transistors, Q7 and Q12, from
breakdown. The delay time of the stage is controlled by the biasing current. 
Therefore, by tuning the tail current of the delay stage, we can change the operating 




arisen from mplitude. 
In [13], the differential output voltage is approximated by 



















         (4.6) 
Where B LI R and rπ,   are represented biasing current, loading resistances of differential 
pair and input resistance of Q1, respectively. To minimize the variation of output 
voltage in (4.6), the bias current of input differential pair is set to be constant. That is 
to say, the frequency tuning of the proposed oscillator is made by the current 
variation in the emitter followers. 
     The emitter follow ential pairs provide 
the second pole to the delay stage. By the open circuit time constant analysis, two 
ers connected to the output of input differ


















               (4.7) 
where CLC is due to the capacitance appeared at the output of differential pair, 
br represents the base resistance of Q7, andCπ is the base-emitter capacitance. 
Appling above delay stage to the two-stage ring oscillator, shown in Figure 4.13, the 
oscillation frequency can be approximated by Barkhausen criteria according to the 
procedure described in Chapter 3, and expressed as 

















               (4.9) 
⎛ ⎞
Therefore, by changing the tail current in the emitter follower, we can tune the 
operating frequency of the ring oscillator. 
If we use the output voltages of the loop filter in the PLL to bias the current 
circuitry in the delay cell, the current of CMOS transistors grows quadratically with 
increasing bias voltage, which leads to the non-linear relation between control voltage 
and oscillating frequency.  
 
 
Figure 4.13 Two-stage ring V-I converter 
 
To improve the linearity of the VCO behavior, a voltage to current converter, shown 
in Figure 4.13, is added. With the large W/L ratio of istor in the V-I 
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V-I converter 
oscillator with 









e from the loop filter versus corresponding VCO output 
frequencies are shown in Figure 4.15 and 4.16. Through Figure 4.15, 4.16 and the 
definition given in Chapter 3, the VCO gain is equal to 
ich implies a linear relation between the input tuning voltage and output oscillating 
frequency. Figure 4.14 (a), (b) and (c) show the output wave form and spectrum of 
the three particular carriers, 3432, 3960 and 4488 MHz, by the SpectreRF simulation. 
The plots of tuning voltag




















































4.3.2 Noise performance of VCO 
     Conventionally, the phase noise of VCO is the most critical requirement for the 
PLL design. This is because the phase noise of VCO dominates the phase noise of the 
PLL. However, due to the large open-loop bandwidth of the PLL for the UWB 
communication, the in-band phase noise of PLL, which is determined by the noise 
induced from reference source, PFD/ CP and frequency divider, become important.  
Therefore, the requirement of the phase noise of VCO is relaxed for the applications 
of UWB communication. 
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∆ = × × × +⎢ ⎥⎜ ⎟⎜ ⎟∆⎢ ⎥⎝ ⎠⎝ ⎠⎣ ⎦
               (4.10) 
Here, N is number of stages, P is the power dissipation of the oscillator, is the 
thermal noise and
tV
f∆ is the offset frequency from the oscillating frequency of . From 
the equation (4.10), it’s clear that two-stage is the optimum number of stages for low 
phase noise ring oscillator with quadrature output signals. The phase noise of ring 
oscillator inversely corresponds to the power dissipation and voltage swing. This 
implies a trade-off between the phase noise and power consumption. Since the phase 
noise requirement is relaxed in our application, we can decrease the power 
consumption by relaxing the phase noise appropriately. 
     By carefully designing the transistor size and loading resistance, the phase noise of 
the ring oscillator, with m  
Assuming that the 20 MHz loop bandwidth is adopted in the proposed PLL, the 




contribution of VCO to the phase noise of PLL is located out-off 20 MHz offset from 










the carrier. From the Figure 4.17, the phase noise at 1 MHz and 20 MHz offset are 







4.4 The Frequency Divider 
4.4.1 Current Mode Logic vs. CMOS Rail-to-Rail Logic 
mentioned in Chapter 3, a pulse swallow frequency divider is employed in the 
feedback loop of the PLL disclosed in this thesis. Because the prescaler connects to 
the output of VCO directly, it might need to operate at a frequency as high as 10 GHz 
for UWB operation. To achieve low power, low delay, low switching noise and good 
noise immunity, the prescaler is implemented by current mode logics (CML). 
     CMOS rail-to-rail logic is usually used in digital circuits for the properties of less 
complexity, high packing density and zero static power consumption. However, the 
rail-to-rail voltage swing, which leads to large delay time becomes the obstacle to 
high frequency operation. Conversely, the small voltage swing makes CML a good 
option for high speed logic circuits. According to [16], the power consumption of the 
CMOS rail-to-rail logic can be approximated by 
     As 
overlap dynamicP P P= +  
Wher is mainly caused by static power dissipation, and can be obtained 
f
ue to short standby transition for the high frequency operation, the dynamic power 
issipation becomes dominant. Thus, above some frequency, the power consumption 
f CMOS rail-to-rail logic will be larger than that of CML, which dissipates small 
ynamic power by limiting the output swing. 
e overlapP dynamicP
by 








     Because the variation of the supply current occurs at output switching transitions, 





GExcellent Bipolar ECL 
GGood CMOS CML 
BBad CMOS  
rail-to-rail 
PNoise Logic Type 
CMOS rail-to-rail logic generates digital switching noise, known as Vdd bounce. 
factor of 30-300 comparing to CMOS rail-to-rail logic [16] [17]. In addition to the 
advantages mentioned above, the differential architecture of CML provides great 
noise immunity and power-supply rejection ratios (PSRR).  
     The comparison of the some figures of merit among various types of logic is 
shown in Table 4.1 [11]. From Table 4.1, we can see the bipolar CML (ECL) has the 
best noise performance and largest maximum speed. Thus, the ECL is adopted to 
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Power at high 
frequency 
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4.4.2 Pulse Swallow Frequency Divider Implementation 
     The architecture of pulse swallow frequency divider is shown in Figure 4.18. As 
described in Chapter 3, the divide ratio is determined by “PM+S”. The frequencies of 
signals injected by VCO are 3432, 3960 and 4488 MHz. To lock these frequencies 
with input reference frequency, 264 MHz, the divide ratios should be 13, 15 and 17. 
Because P must be large than S, 2 and 6 are adopted to be M and P, respectively. 
 of the clock. With the combination of two D-FFs, one 
ND gate and one OR gate, the 2/3 du ivider can be achieved. When the 
19 high, the hic
e the same circuitry as Figure 4.19 (a). When the “Mode 
w, the 2/3 modulus divider works in divide-by-3 mode, like Figure 4.19 
 
Figure 4.18 Pulse Swallow Frequency Divider 
Then, we can obtain S = 1, 3 and 5. 
     D-Flip-Flop (D-FF) is the basic component of the 2/3 dual-modulus divider, the 
swallow counter, and divide-by-6 programmable counter. Simple divide-by-2 circuit 
is shown in Figure 4.19 (a). By connecting “Qbar” to the “D” input, the Q output 
changes its state every circle
A al-modulus d





Swallow Counter (S) 





tant. At the rising edge of the clock, the master latch is disabled to hold its output 
value while the slave latch updates D-FF’s  
     Down to the transistor level, there are some considerations should be taken for the 
ECL implemented D-FF design. First is the supply voltage. As we know, low power 
consumption is mainly due to low supply voltage. The large base-to-emitter turn-on 
voltage is an obstacle to the low supply voltage for ECL with many stacks. To reduce 
supply voltage, NPN current source is replaced by the NMOS current mirrors. By 
Figure 4.19 (a) divide-by-2 circuit; (b) divide-by-3 circuit  
(c) 2/3 dual-modulus divider 
 
     The ECL implemented D-FF is shown in Figure 4.20. The MS D-FF composes of 
two folded D-latch circuits. During the negative phase of clock, the master latch 
samples the input signals and the slave latch is disabled to keep the D-FF’s output 
cons


























carefully designing, the overdrive can be as small as 0.2 V, and the supply voltage 
can be reduced to be 2.5 V.  
 
 
Figure 4.20 ECL D-Flip-Flop w
 
     Small voltage swing is one of the most significant characteristic of ECL. Less 
frequency. However, there is a limit of the minimum voltage swing. The output swing 
stage. For the bipolar differential pairs, the fully switching voltage is approximately 
ith NMOS current source 
voltage swing can lead to lower dynamic power consumption and higher operating 
of the preceding logic should be larger than the fully switching voltage of the next 
4VT or larger, where VT is thermal voltage and known as /KT q . The fully switching 









Thus, through designing the transistor size and tail current, we can determine the 
W




     To supply differential voltage to the lower stacks of the EML, the emitter follower 
is usually used as level shifter. Because of large base-emitter voltage, low supply 
oltage is not enough to apply appropriate switching voltage to lower differential 




Figure 4.21 Level shifter w resistive voltage divider 
implemented using a synchronous up counter. As illustrated in Figure 4.22, the up 
counter uses toggle flip-flop (T-FF) to achieve counting. After setting the desired 
value for swallow counter by the binary input, A0 to A3, the counter starts to count 
the input clock up to the setting value.  Then, modulus control becomes to low and 
ith 
 
To solve this problem, the emitter follower with resistive voltage divider is employed 
to reduce the voltage shift [18], shown in Figure 4.21. 
    With the optimized D-FF circuit, the prescaler and divide-by-6 programmable 
counter can be implemented by the combination of divide-by-2 and divide-by-3 
frequency dividers. The swallow counter used in pulse swallow frequency divider is 




swallow counter and prescaler, is needed to keep modulus control at low state until 
the programmable counter finishes one-period counting [19]. 
     By combining the prescaler, programmable counter, swallow counter and SR-latch 
together, the pulse swallow frequency is achieved. With the binary setting “1100”, the 
put frequency is divided by 15 and plotted in Figure 4.23. 
 
Figure 4.22 Swallow counter used in pulse swallow frequency divider 
Figure 4.23 output waveform of divide-by-15 pulse swallow frequency divider 
in
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4.4.3 Noise performance of Frequency Divider 
     As is the case with all PFD/CP circuits, the noise sources of the frequency divider 
include shot noise and flicker noise. By the SpectreRF simulation, the voltage noise 
spanned from 1 kHz to 10 MHz offset is plotted in the Figure 4.24. As mentioned in 
the section 4.2.3, the unit of power density of frequency divider’s phase noise, 2FDφ , 
is . Due to square like waveform of frequency divider’s output signal, the 
voltage noise should be converted to phase noise by the slew rate. The slew rate is 
given as 
2 /rad Hz
( ) ( ) ( )/ /
2
out outV V TRate S V s V ra
t t π
∆Slew R d∆  =   
∆ ∆
The unit of the voltage noise, in the Figure 4.24, is
  =
/V Hz . Dividing the unit of 
voltage noise by the unit of slew rate, we can get 
V rad rad
VHz Hz
× =  
This is equal to the square root of the unit of phase noise. Thus, the power density of 
frequency divider’s phase noise can be approximated by 
2
2 1 2
FD noiseV SR T
πφ ⎛ ⎞= × ×⎜ ⎟
⎝ ⎠
 
The slew rate can be calculated by the simulation output waveform, shown in Figure 










Figure 4.24 Voltage noise of frequency divider 
 
 
Figure 4.25 output waveform of frequency divider 
 
 




4.5 The Loop Filter 
     Active loop filter is usually used as a voltage buffer when the tuning voltage of the 
VCO is higher than the voltage charge pump can provide. However, the active 
components involved in the active loop filter introduce extra noise to the PLL. From 
the section 4.2, we know the voltage range provided by the designed charge pump is 
from 0.4 V to 2.3 V, which is wide enough to cover the output frequency range of 
VCO. Therefore, a second-order passive filter, the highest-order passive filter without 
series resistors between charge pump a uce the noise 
generation. 
     The loop filter is the most important component in the PLL. It determines the 
loop’s stability, noise performance and settling time. Because the proposed PLL is a 
third-order system, the concepts of natural frequency and damping factor, which are 
suitable for second-order system analysis, can’t be used to analyze system’s stability 
here. The open-loop bandwidth and phase margin are used to obtain the parameters of 
loop filter and s assive filter in 
the PLL. To decide the values of R1, C1 and C2, the open-loop transfer function 
should be calculated first.  
 
 
Figure 4.27 second-order passive loop filter in the PLL 
in
nd VCO, is adopted to red
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               (4.11) 
The phase of the open-loop transfer function, form equation (4.11), is denoted as 




3.14. We re-plot Figure 3.14 in Figure 4.28. The impact of the values of C1 and R1 
large ripple in the voltage control line of VCO when loop is locked, but also results in 
 capacitance, C1, is a better way to 
argin. 
 
Figure 4.28 Bode plot of open-loop transfer function 
− −= − + −                (4.12) 
Using the equations (4.11) and (4.12), the system Bode plot is illustrated in Figure 
on system performance can be seen in  Figure 4.28. Assuming C2 is much smaller 
than C1, usually equal to one over tenth of C1, the phase margin increases with the 
increasing R1 or C1. Conversely, the system becomes more unstable when the value 
of R1 or C1 decreases. According to [20], large series resistor, R1, not only leads to 
serious phase noise. Thus, increasing series
increase phase m
( )G jω
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     By means ncy, we can 
ross-over frequency is equal to one, which can be expressed as 
of setting maximum phase margin at the cross-over freque
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The phase margin at cross-over frequency can be expressed as 
0 1 1 1 1 2
1 1
1 2
180 arg( ( )) tan ( ) tan ( )M c c c
R C C− −
Because the maximum phase margin located at cross-over frequency, the 
differentiation of the (4.14) is equal to zero. Through the derivation, we can get 
G j R C
C C
φ ω ω ω= + = −
+







ω =                (4.15) 
Before substituting the parameters into the equations (4.13) (4.14) (4.15), we need to 
determine the open-loop bandwidth first.  
     For the requisite settling time, the open-loop bandwidth can be calculated by [21] 
+
1 ln( )step




f =                (4.16) 
sett is the loop settling time, ( )e mς ϕ is the effective damping factor according 
to the phase margin, f is the frequency jump for one step andstep errorf is the maximum 
error frequency at loop settling time , the shortest settling time happens at 50 
degree phase margin, corresponding to 
. In [21]
( )e mς ϕ equal to five. The frequency jump and 
maximum r frequency are equal to 528 MHz and 1 MHz for our application, 





MHz. For the s arger than ten ake of stability, the input reference frequency should be l
times the open-loop bandwidth, which is satisfied by the reference frequency of 264 
MHz. 
     Finally, by substituting the , , ,PFD VCO m cK K N andϕ ω   into the equations (4.13) 
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   This chapter presents simulations and results for the frequency synthesizer 
ystems 
esign package with transient response. The linear model behavior of the PLL 
generated by Advance Design Systems (ADS) is used to compare with the simulation 
ns leading to the difference between simulation 
sults in transistor level and linear model behavior are described. The frequency 
sponses of PLL are presented to demonstrate the prediction in Chapter 4. The phase 
oise generated by the building blocks is transferred to the output of PLL, and then 
mbined together to be evaluated. The spurious tones appearing in the spectrum of 
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described above. The settling time of the PLL is analyzed by the Cadence S
D








desired frequency range are simulated and compared with the specifications derived
in the Chapter 2. 
 
5.2 Transient and Loop Frequency Response 
5.2.1 Frequency Generation 
     Since t
range of f
By fast frequency hopping among carriers, the OFDM signals can
up to 7.5
hop among sub-band 1 to sub-band 3. Thus, the carriers locating at 3432, 3960 and
4488 MHz should be generated accurately by frequency synthesizer. After combining
all the building blocks together, shown in Figure 5.1, the frequencies generated at the
g the input signal of frequency divider are plotted in Figure
2. By setting the PLL1 to lock at current processing frequency and PLL2 to handle 
 
 
he Zero-IF transceiver is adopted by MB-OFDM UWB systems, the tuning 
requency synthesizer is set by the operating frequency range of the standard. 
 be transferred by 




 outputs of VCO by tunin
5.
next operating frequency, the fast frequency hopping can be achieved.   
















5.2.2 Settling Time and Loop Frequency Response 
     Based on the linear behavior of the PFD/CP, the VCO and frequency divider, the 
loop frequency response of the PLL relies on the design of the loop filter. To make 
the system stable, a large phase margin is necessary. However, according to section 
4.5, the fastest settling time happens when the system’s phase margin is equal to 50 
degrees. By substituting the open-loop bandwidth obtained for 120 ns settling time 
into the formula (4.13) (4.14) (4.15), we can get the parameters, R1, C1 and C2 equal 
to 5.2 kΩ, 6.75 pF and 1 pF, respectively. The open-loop and close-loop frequency 
response of the designed PLL are plotted in the Figure 5.3. 
 
 
Figure 5.3 Loop frequency response of PLL with large parasitic capacitance 
 
     Clearly, the phase margin can be estimated as 41 degree, which makes the system 
unstable. This is because we achieved a smaller phase margin than predicted due to  
the parasitic capacitance of the large input device of VCO. Thus, a large phase margin 
is needed to compensate large parasitic capacitance. To increase the phase margin, we 




filter. Since the increasing series resistance will cause serious phase noise at the 
 
model built in ADS, the trans
e equal to 273.5 ns approximately, shown in Figure 5.5. However, the 
output of VCO, increasing series capacitance is a better option. Figure 5.4 presents 
the refined PLL with phase margin equal to 60 degree. 
 
Figure 5.4 Loop frequency response of PLL with 60 degree phase margin 
 
     Due to discrete-time PFD/CP operation [1], open-loop bandwidth should be less 
than the reference frequency over ten to satisfy stable limits of PLL. From the 
formula (4.16), to obtain 300 ns settling time with 60 degree phase margin, the open-
loop bandwidth needs to be 5.97 MHz, which is less than 264/10 MHz. By the linear 
ition response of VCO output frequency displays a 
settling tim
smaller simulation result, made by Cadence, is obtained from the transition response 
of output frequency and input voltage of VCO, shown in Figure 5.6. The smaller 
settling time obtained in transistor level than that of linear model is resulted from the 




     According to the simulation results, the settling time of each PLL, 250 ns in Figure 
5.6, is less than the OFDM sampling period, 312.5 ns, which implies that the 
designed frequency synthesizer can satisfy the fast frequency hopping requirement for 
B-OFDM UWB systems. 
 
 









5.3 Spectral PurityPerformance 
     Referring to [1][2], the 
5.3.1 Phase Noise 
phase noise of the designed frequency synthesizer is 
 combining the phase noise contribution of the PFD/CP, the loop filter, 
the frequency divider and the VCO with the output of PLL using Matlab. However, to 
improve the output form of the plots, the ADS is used in this thesis. The phase noise 
of each block is simulated by Cadence and plotted in the Chapter 4. As mentioned in 
Chapter 3, the noise sources can be divided into two groups: in-band noise 
dominators and out-of-band noise dominators. By substituting the parameters of the 
loop filter determined in the Chapter 4 into the transfer functions listed in Chapter 3, 
the in-band noise of the frequency synthesizer can be obtained by 
obtained by
22 2 2 2
/
2
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               (5.1) 
on makes the PFD/CP and frequency divider 
dominate the in-band noise. Similarly, the out-of-band noise contributed by the VCO 
can be approximated by 
















        =
+
               (5.2) 
Due to the high-pass transfer function shown in (5.2), the out-of-band phase noise is 
dominated by VCO. Combining the in-band noise and out-of-band noise by ADS, the 





Figure 5.7 Phase noise of frequency synthesizer 
 
     Due to large open-loop bandwidth, 5.97 MHz, set in the presented design, phase 
noise at 1 MHz offset from the carrier locates at in-band he noise 
contribution from the PFD/CP and frequency divider should be restricted to meet the 
han the requirement for the frequency synthesizer of MB-






 area. Thus, t
specifications, while the requirement for the phase noise of VCO is relaxed. From 
Figure 5.7, we can see the phase noise at 1 MHz offset is equal to -104.516 dBc, 




5.3.2 Spurious Tones Suppression 
     To co-exist with WiFi, Bluetooth and 802.11a applications, the spurious tones 
appearing in the spectrum of UWB’s frequency synthesizers should be suppressed to 
some level. According to the derivation in Chapter 2, the spurious tones suppression 
at 2.4 GHz should be larger than 49.9 dBc and 40 dBc at 5.2 GHz. The Discrete 
Fourier Transform (DFT) is performed at the output of VCO to display the spectrum 
of frequency synthesizer. The spurious tones are suppressed to be 50.46 dBc and 42.7 
dBc at 2.4 GHz and 5.2 GHz, respectively, as shown in Figure 5.8.  
 
 


















Figure 5.9 Layout of proposed frequency synthesizer 
     The proposed frequency synthesizer for MB-OFDM UWB system has been 
implemented in an IBM8HP BiCMOS foundry process. The chip, including two 
PLLs and one multiplexer, takes 0.16 mm2 silicon area, 396 × 411 um2, which saves 
at least 75 percent die area comparing to other designs in Chapter 1. That is to say, 
the lowest cost solution for the UWB frequency synthesizer design is provided in this 
thesis. The layout of frequency synthesizer’s core circuit is plotted in Figure 5.9. 
Figure 5.10 shows the layout of designed circuit with output pins and
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6.1 Summary of the Work 
 
 
     Due to the characteristics of fast frequency hopping, the frequency synthesizer 
becomes the largest challenge in the RF front-end design. To obtain the specifications 
of frequency synthesizer, the scheme, architecture and standards of MB-OFDM UWB 
transceiver are presented. The basic theory and noise analysis were described to 
obtain insight into the design issues of frequency synthesizer. To satisfy 
specifications derived from
mulation methodology are developed to implement building blocks and optimize 
’s performance. 
e smallest die area and great noise performance of frequency 
. 
he concept of making a frequency synthesizer involved two PLLs with ring 
 saves die area, but also performs better in 
 the standards in system level, the novel structures and 
si
system
     Providing th
synthesizer to the MB-OFDM UWB systems is the main contribution of this work
T




terms of spectral purity comparing to other architectures. The simulation results for 
main specifications of the frequency synthesizer are listed in table 6-1. 
 
Table 6-1  
 
Parameters Results 
Frequency (MHz) 3432, 3960, 4488 
Settling Time (ns) ~ 250 (for PLL) < 9.5 (for frequency generator) 
Phase Noise (dBc/Hz) 104.516 @ 1 MHz offset 
Spurious Tones Suppression (dBc) 50.46 @ 2.4 GHz 42.7 @ 5.2 GHz 
Power Consumption (mW) 62.5 
 
 
6.2 Future Work 
 
     For the MB-OFDM UWB application, five frequency groups including 14 sub-
bands can be utilized. In this thesis, we place emphasis on Mode-1 OFDM operation, 
which includes only three sub-bands. With the proposed synthesizer architecture, we 
can extend operation frequency range, without
 
 adding any other component, to cover 
all 14 sub-bands by simply increasing the output frequency range of VCO. Therefore, 
a frequency synthesizer operating within whole 7.5 GHz bandwidth can be 
implemented successfully. 
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